Implementasi Buffer Berbasis S3-FIFo Pada Femu

Wahyudi, Fauzhan (2024) Implementasi Buffer Berbasis S3-FIFo Pada Femu. Other thesis, Institut Teknologi Sepuluh Nopember.

Text 07211940000042-Undergraduate_Thesis.pdf - Accepted Version Restricted to Repository staff only until 2026. Download (5MB) | Request a copy

Abstract

Pada penelitian ini kami mengajukan Implementasi Buffer Berbasis S3-FIFO Pada FEMU. Implementasi ini merupakan langkah dalam pengembangan emulator flash FEMU dengan fokus pada mode Blackbox SSD untuk mencapai emulasi SmartSSD pada FEMU. Penelitian ini bertujuan menerapkan buffer berbasis S3-FIFO efisiensi FEMU, yang merupakan media penelitian SSD berbasis QEMU, serta melakukan investigasi pada dampaknya diberbagai skenario I/O. Hasil sistem ini pada uji tulis pada skenario sekuensial menunjukkan peningkatan IOPS sebesar 170,82% dan penurunan latency hingga 63,55%. Pada pengujian acak terlihat bahwa implementasi belum optimal, dengan peningkatan performa pada 10 repetisi pengujian hanya terjadi pada repetisi pertama, yaitu peningkatan IOPS 46% dan penurunan latensi 32,38%. Pada pengujian melewati offset tertentu peningkatan IOPS 62% dan penurunan latensi 39%. Implementasi buffer S3-FIFO diharapkan dapat meningkatkan kinerja FEMU dalam manajemen data pada SSD untuk menjadi langkah kecil dalam persiapan emulasi SmartSSD pada FEMU, memberikan kontribusi positif terhadap riset pengembangan SSD di masa mendatang
=====================================================================================================================================
Implementation in FEMU. This implementation is a step in the development of the FEMU flash emulator with a focus on Blackbox SSD mode to achieve SmartSSD emulation on FEMU. This research aims to apply the FEMU efficiency S3-FIFO based buffer, which is a QEMU based SSD research medium, as well as investigate its impact in various I/O scenarios. The results of this system in write tests in sequential scenarios show an increase in IOPS of 170.82% and a decrease in latency of up to 63.55%. In random testing, it can be seen that the implementation is not optimal, with an increase in performance in the 10 repetitions of testing only occurring in the first repetition, namely an increase in IOPS of 46% and a decrease in latency of 32.38%. In testing beyond a certain offset, IOPS increased by 62% and latency decreased by 39%. The implementation of the S3-FIFO buffer is expected to improve FEMU performance in data management on SSDs to be a small step in preparation for SmartSSD emulation on FEMU, making a positive contribution to future SSD development researchresearch.

Item Type:	Thesis (Other)
Uncontrolled Keywords:	Implementation, SmartSSD, S3-FIFO, Implementation, SmartSSD, S3-FIFO; Implementasi, SmartSSD, S3-FIFO, Implementation, SmartSSD, S3-FIFO
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK5105.546 Computer algorithms
Divisions:	Faculty of Intelligent Electrical and Informatics Technology (ELECTICS) > Computer Engineering > 90243-(S1) Undergraduate Thesis
Depositing User:	Fauzhan Wahyudi
Date Deposited:	24 Jan 2024 00:57
Last Modified:	12 Feb 2024 04:34
URI:	http://repository.its.ac.id/id/eprint/105589

Actions (login required)

View Item