Rancang Bangun Dan Analisis Kode Hamming Berbasis FPGA Pada Sistem Komunikasi

Hermanto, Hendro (2005) Rancang Bangun Dan Analisis Kode Hamming Berbasis FPGA Pada Sistem Komunikasi. Masters thesis, Institut Teknologi Sepuluh November.

[thumbnail of 2201203014-Master_Thesis.pdf] Text
2201203014-Master_Thesis.pdf
Restricted to Repository staff only

Download (3MB)

Abstract

Pada pengiriman data, kanal transmisi dapat menimbulkan kesalahan yang menyebabkan data yang diterima berubah. Untuk itu harus digunakan pengkodean, pada tesis ini dibuat pengkodean Hamming 7,4 yang dapat memperbaiki satu kesalahan tiap codeword-nya. Jadi data yang panjang dipotong jadi blok-blok kecil. Perblok terdiri dari 4 bit data, dengan codeword sejumlah 7 berarti ditambah 3 bit pariti. Kode Hamming ini diimplementasikan ke dalam FPGA (Field-Programmable Gate Array) Xilinx XC4010. Di dalam FPGA dibangun encoder dan decoder. Dalam pengujian encoder dan decoder ini dapat sesuai dengan yang direncanakan. Kemudian encoder dan decoder (codec) ini dievaluasi pada kanal radio dengan frekuensi 100 MHz. Dengan mengubah-ubah sinyal yang diterima oleh penerima radio, artinya sama dengan berubahnya SNR, kode ini mampu mengurangi kesalahan.
======================================================================================================================================
Transmission channel on data transmission can generate error and data received by receiver will be different. The solution of this problem be used coding, in this thesis will be build 7,4 Hamming code, to repair one error of every codeword. The long data will be cut in small blocks, each block consists of 4-bit data and each 7-bit codeword should be added by 3-bit parity. The Hamming code will be implemented on FPGA (Field-Programmable Gate Array) Xilinx XC4010, and FPGA will be configurated as encoder and decoder. The experiment looking forward the encoder and the decoder earn matching to the plan. The encoder and the decoder (codec) will be evaluated by channel radio at frequency 100 MHz. By changing of signal input of receiver, it mean changing the SNR, and the code is able to minimize error.

Item Type: Thesis (Masters)
Additional Information: RTE 621.381 5 Her r
Uncontrolled Keywords: FEC (Forward Error Correction), Codec (Encoder-Decoder), Hamming Code, FPGA (Field Programmable Gate Array), Performance.
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7895.G36 Field programmable gate arrays--Design and construction.
Divisions: Faculty of Electrical Technology > Electrical Engineering > 20101-(S2) Master Thesis
Depositing User: magang .
Date Deposited: 06 Oct 2026 07:13
Last Modified: 06 Oct 2026 07:13
URI: http://repository.its.ac.id/id/eprint/145332

Actions (login required)

View Item View Item